Improving RF Detectors with Programmable Logic

C. Xie University College London



Digital Signal Processing slice on RF-system-on-chip



Payload for Ultrahigh Energy Observations

Motivations

Radio Array

Several channels with sub-GHz radio frequencies:

Neutrino in ice (Askaryan) •

extension

Cosmic ray or tau extensive air showers

Beamforming at trigger:

- Significant benefit if detection is trigger threshold limited ٠
- Programmable logic naturally suited to purpose ٠





Proposed: Radio Neutrino Observatory 8 channel phase array trigger (related: IceCube-Gen2)

Why beamforming...



Geometry requires 'delay and sum'





Directionality \rightarrow array of 'beams'

Increases with number of antenna per sum



Why digital beamforming with RFSoC...

Combine functionality of analogue components

- ✓ Reduced power
- ✓ Increased computational capacity
- ✓ Reconfigure in-flight

ANITA-IV Block Diagram



Concrete application – PUEO

PAYLOAD FOR ULTRAHIGH ENERGY OBSERVATIONS – evolution of the ANITA experiments



Radio Detection with Programmable Logic (ICRC 2021)

arxiv 2010.02892

I. Demonstrate on hardware

Beamforming prototype

Programmable logic

• Xilinx tools, hardware description language

Software for on-board CPU

- Program clocks + generate simulated signal/noise
- 8 parallel samples per clock cycle
- 3GHz digitisation + 375MHz FPGA





Performance

Demonstrates beamforming improvement for trigger threshold*



*limited to 4 channels due to evaluation board limitation

Channel alignment

Cross channel phase jitter under $0.01 \text{ns}^{\dagger} \ll 0.33 \text{ns}$ sample period



Radio Detection with Programmable Logic (ICRC 2021)

II. Resources

PUEO requires ~100 beams per RFSoC

RFSoC can accommodate this

100 beams		
	DSP	CLB
12 bits	10%	25%
5 bits	5%	10%
3 bits	5%	6%

Resource utilisation*

- 8 parallel samples increases resource usage
- Includes resource improvements from Carry-Save: efficient multiplenumber addition using single DSP
- significant savings through bit reduction

Bit reduction



Sensitive to scaling vs. dynamic range Trigger efficiency unaffected at 5 bits

Small loss in fidelity at 3 bits

*8 channels and 8 samples per clock cycle DSP = Digital Signal Processing slices CLB = Configurable Logic Blocks As % of available resources on Xilinx ZU28DR device

Radio Detection with Programmable Logic (ICRC 2021)

III. Optimising beamforming efficiency

Duration of coherent sum window

Signal dependent driver of trigger performance



Full-width-half-maximum is roughly optimal

Wide range of signal widths could mean no single optimal window size

Trigger efficiency & size of coherent sum window



Other drivers of performance:

- Stepping between adjacent windows
- Round vs. truncate for bit reduction

IV. Filtering



Increases beamforming sum → reduced trigger sensitivity

Do not know sources before flight

Impact also dependent on field of view

Want tunable filters – programmable logic!

IV. Filtering – examples



*~4000 DSPs per RFSoC. 8 channels and 8 samples per cycle. No symmetries assumed except for symmetric FIR taps, so additional resource reduction possible

IV. Filtering – examples



*Require 50Mhz, -13dB stopband at 300Mhz. ~4000 DSPs per RFSoC. 8 channels and 8 samples per cycle.

Summary

Digital Beamforming:

- > \sqrt{N} trigger threshold improvement
- Computation-intensive
- RFSoCs low power, high performance
- > 5x improvement in PUEO energy sensitivity

Capabilities & Optimisations

- Adequate resources for beamforming
- Bit reduction + carry-save to minimise resource usage
- Low/high pass and notch filters with in-flight tuning



Radio Detection with Programmable Logic (ICRC 2021)